NoC Self-Test
نویسندگان
چکیده
منابع مشابه
Self-calibrating asynchronous NoC links
Motivation With the advent of nanoscale technologies in semiconductors, the transistor dimensions have shrunk staggeringly. Forecasts indicate that by end of year 2010, multi-billion transistors with feature size of about 50nm and clock frequency more than 10 GHz will be under design [fSI08]. As number of functional blocks in a chip increases, delays in global wires become longer than the clock...
متن کاملTest Scheduling of NoC - Based SoCs Using Multiple Test Clocks
Jin-Ho Ahn et al. 475 Network-on-chip (NoC) is an emerging design paradigm intended to cope with future systems-on-chips (SoCs) containing numerous built-in cores. Since NoCs have some outstanding features regarding design complexity, timing, scalability, power dissipation and so on, widespread interest in this novel paradigm is likely to grow. The test strategy is a significant factor in the p...
متن کاملNoC-Based SoC Test Scheduling Using Ant Colony Optimization
Jin-Ho Ahn et al. 129 In this paper, we propose a novel ant colony optimization (ACO)-based test scheduling method for testing network-on-chip (NoC)-based systems-on-chip (SoCs), on the assumption that the test platform, including specific methods and configurations such as test packet routing, generation, and absorption, is installed. The ACO metaheuristic model, inspired by the ant’s foraging...
متن کاملStructural Test and Diagnosis for Graceful Degradation of NoC Switches
Networks-on-Chip (NoCs) are implicitly fault tolerant and due to their inherent redundancy they can overcome defective cores, links and switches. This effect can be used to increase yield at the cost of reduced performance. In this paper, a new diagnosis method based on the standard flow of industrial volume testing is presented, which is able to identify the intact functions of a defective net...
متن کاملBISTed cores and Test Time Minimization in NOC-based Systems∗
This work discusses the role of BISTed cores in the test time reduction of NoC-based systems. A previously proposed technique that reuses network-on-chip for test purposes is used to define the optimum number of BISTed cores in the system, considering test time minimization and power consumption requirements. Experimental results show that not all of the embedded cores must have a self-containe...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering
سال: 2012
ISSN: 2320-3765,2278-8875
DOI: 10.15662/ijareeie.2012.0102013